Abstract: This paper proposes design techniques for the efficient VLSI implementation of bit-serial multiplication over a modulus. These techniques reduce multiplication into simple cyclic shifts, where the number representation of the data is chosen appropriately. This representation will, in general, be highly redundant, implying a relatively poor throughput for the multiplier. It is then shown how, by splitting the multiplier into two pipelined multipliers, the throughput of the unit can be increased, whilst still retaining a cyclic-shift implementation. The split multiplier requires a mid-computation basis conversion, and the two number representations, used within the unit, are only moderately redundant. Thus, highthroughput, bit-serial multipliers are achieved, with most of the complexity contained within systolic basis converter modules. The multipliers are applicable to the VLSI implementation of high-throughput, signal processing operations performed over finite fields, in particular, transform and filter operations.
Introduction
Recent advances in VLSI technology have suggested novel approaches to the implementation of arithmetic units over algebraic rings and fields other than real or complex [l-41. These new approaches have been spurred on by the need for fault-tolerant, systolic architectures, where throughput is maximised and design complexity minimised. Residue number systems (RNSs) perform arithmetic over a modulus, M where M can be expressed, M = f l ; : ; m i , and all arithmetic can be decomposed into a combination of smaller, parallel, arithmetic subcomputations, thus reducing the granular dimension of any consequent VLSI implementation [S, 61. However, some or all of these mi can still be quite large, hence the need for efficient implementations of modular arithmetic units [2, 4, 7, 81.
The concept of basis and basis flow (BF) are defined, and it is shown how, for a specified BF, multiplication by an element q, modm, can be implemented using the exponent, e, as input, where (Be),,, = q, g is an element of the field/ring, and the basis a = g. module is inserted between the two multipliers to facilitate the design of the second multiplier, and necessary criteria are developed for the chosen bases, to achieve a maximum throughput implementation. An example is given of a multiplier, firstly using a direct implementation, then, secondly, a split implementation, and a suitable application of the split multiplier to a number-theoretic transform (NTT) is discussed. These multipliers are particularly suitable for use within the word-serial implementation of general transforms over finite fields, where many products of a single element are required at any one time. Systolic architectures are presented for basis conversion, and the benefits in area achieved by a split-multiplier/systolic BC implementation are briefly assessed.
Multiplication using exponents
We desire to implement the multiplication r = <xq)m
(1) where x, q and r are elements of the rindfield of integers 0, . . ., m -1, referred to in this paper as H,, and x will be represented using the following BF parameters (see Appendix) : q will be represented by its exponent e, where q = <ge),,, and g is an element of H, . g can have one of the following two properties.
(i) (sf'>,,, = (g"),,, where ft > e and (e), Z for any e <f2 <fl, in which case g is cychc, mod m, of order (fi -e) (ii) ( g f 3 ) , = 0 and (e),,, # 0 for any 0 <f4 < f 3 , in which case g is not cyclic.
In the first case, (fl -e) unique values of (ge), exist. In the second case,f, unique, non-zero values of (g"), exist. These restrictions, in turn, limit the possible values of q which can be represented in this form. We observe that, if m is prime, g can be chosen to possess the first property, such that Ob),,, = m -1, where O(*),,, means the order of *, mod m. Thus, over a prime modulus, any value of q, from 0, .. . , rn -1, can be represented as (g'),.
If we now define the BF so that a = g, then eqn. 1 can be implemented by shifting x. This is simply an extension of the well known concept of shifting of binary data to perform power of 2 multiplications [%ll]. However, in general there will be a shift overflow problem. For instance, if rn = 13, and we define a BF with then eqn. 1 can be accomplished, where q ranges from (go)13 to (g11)13, by using 0 to 1 1 shifts of x, if g is chosen = a = 2. Unfortunately, we then have to deal with multiple overflow into the fifth bit of the BF. If, instead, the BF of x has j' = 12 then eqn. 1 can be implemented using cyclic shifts. This simple solution is at the price of data wordlength, and, hence, throughput. Another possibility would be to define the BF of x as follows:
This is only one of many possibilities. Again, with this BF, eqn. 1 can be implemented using cyclic shifts between BF rows, at the price of throughput and area. This example demonstrates how the multiplicative implementation complexity may be avoided by a suitable BF for x, and a suitable exponent representation for q. By increasing the redundancy of the BF, even overflow circuitry may be eliminated. On the downside, we now need special exponent coding of q, an unusual redundant number representation (RNR) for x and a potentially decreased throughput capacity for bitserial implementations, due to increased wordlength, especially for large m. In the following, N = O(g), , O(*), means the order of *, mod rn, and a = g .
To ensure a cyclic shift implementation of eqn. 1, it is sufficient to consider the destination of the most significant digit (msd) column in the BF after shifting left by one column (multiplying by a). A cyclic shift is defined by the avoidance of additive combinations of overflow bits after shifting left, and is only achieved by passing the msd to the least significant digit (Isd) column of the representation, with or without BF row permutation. This is only possible if w, ajc = w, a < k > N = w for S, t E CO, 1, ..., d -11 j , E C j , j + 1, ..., f l and (2) for each row, with the weights, K., as defined in Appendix 10.1. Note that ajc = a<jC>" as aN = 1, mod M .
If cyclic shifts are performed without row permutation, s = t and eqn. 2 becomes ajc = 1, therefore j , = kN and
which is clearly always appropriate for one row solutions, i.e. d = 1.
The maximum element order, mod prime m, is N = m -1. For large, prime m, this N is much greater than the minimum j necessary to span H,, jminr for a given BF. For solutions without BF row permutation, expr. 3 implies that cyclic shifting is only possible if j' is much greater than jmin, making the number reflresentation highly redundant, and reducing throughput drastically. The alternative using row permutation is given by eqn. 2, where an increase in d can lower the requirements onj' in spite of N . However, large d is not desirable from an implementation point of view, and the rest of this paper is concerned with solutions where d is kept small. With or without BF row permutation we conclude that, for a given d,j' will have to increase in proportion to N .
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In the next Section, we show how j ' can be lowered by reducing the effective N . This is achieved by splitting the multiplication and inserting an appropriate midcomputation basis conversion.
3
Lowering wordlength by using a split-multiplier
Let us consider eqn. 1 where m is large and prime. From expr. 3 we see that, for large N, j' must become much greater than jnin to ensure a cyclic shift implementation. Alternatively, from eqn. 2 d and/or j' may be increased, with the weights, K, suitably chosen. As mentioned previously, large d is not considered. Therefore j' becomes much greater than it's theoretical minimum necessary to span H , . One method of lowering j' is to split eqn. 1 into two sub-computations:
where Y = <q2x),, q1 = (g;'),, 
Thus, instead of performing the multiplication using e, we can perform it using two inputs, e,, e , , and, for each of the N unique values of e, there should be at least one pair of values e,, e,. This is only possible if the following condition is met : Option 1:
Option 2:
We will consider the implementation of expr. 
Option 1
The schematic for this multiplier is shown in Fig. 1 and we have N , = N, = N . Without loss of generality, we assume that g1 = g, therefore b, = 1 and eqn. 5 simplifies stant throughout the system, we require j' = greater of (A, jb) and the lower requirement for j: is nullified by the higher requirement for jb. This situation is avoided by noting that SPMs for (sly), can, in fact, be implemented using bit duplication and cyclic shifting (BDCS), see option 1, without satisfying exprs. 2 or 3, thereby lowering the requirements for j b and j', and achieving a greater throughput rate, due to a reduced data wordlength. Note, this multiplier can equally well be reversed, where the BDCS block comes first, followed by the cyclic shifts, and this has the added advantage that the BDCS block is always followed by a BC, enabling, as with option 1, the delayed addition to be accomplished as part of the basis conversion.
Option 3
The schematic for this multiplier is shown in Fig. 3 . We have NI, N, < N, and for eqn. 5
O $ e , < N , O < e , < N ,
The ranges of e, and e2 are smaller than the range of e, and, as NI and N , are substituted for N in exprs. 2 and 3, both multiplications can be implemented using cyclic shifts where the requirements onj' = greater of (fa,&) are lower than the single multiplier case. As an aside, we note that this option satisfies, precisely, the conditions necessary for a two-stage, N-point, prime-factor DFT over H,, where N,, N, are the factored transform lengths
For all three of the above options, suitable BF parameters and choices for g, and g, allow the lowering of the minimum j' required, for a given d. Obviously, the lowest possible j' is bounded by the minimum BF requirements necessary for a BF to span H,. The throughput gain is at the cost of a BC module, inserted between multiplication stages, and a moderate increase in BF redundancy. Only option 3 implements the multiplications solely as cyclic shifts. The other two options require SPMs, implemented using cyclic shifting and implicit single additions, the additions being realised by increasing the redundancy of the BF.
3. f Evaluation of e , and e, The multiplier scheme described above requires the input of two exponent indices, e, and e,, which are derived from q. Although these indices could always be obtained using ROMs addressed by q, this option is not ideal especially for large moduli, rn, where ROM size increases greatly. For general modular multiplication, the split multiplier would only become competitive when eficient means can be found to compute e, and e, given q. This is the subject of future research. A general modular multiplier scheme, again using basis conversion, is out-lined in Reference 13, but for this paper, the split multiplier is advocated primarily for functions that require fixed multiplication, such as for fixed filters or the NTT described later in this paper. For such tasks, e, and e2 are implicitly embedded in the hardware structure, and their explicit computation is avoided.
The next Section presents an example, firstly, using a single-basis implementation and, secondly, a split implementation, using option 3, and compares the throughput requirements and area for the two methods.
Example implementation of multiplier
In this Section, an example is given for option 3 to demonstrate how splitting the multiplication of eqn. 1 c121.
can reduce j ' , and consequently increase throughput. We will operate over the field, H,, where rn = 13. From eqn. Firstly, we implement eqn. 1 directly then we consider a split implementation using option 3.
Single basis implementation
Let x have an input BF which is a standard 4bit binary representation, as follows R,=2, a = 2 , d , = l , j,=4, j' (to be determined), Z = [13 384 We note that this BF spans H,, and is also a minimum basis with minimal redundancy, as j . = j,, for the given BF.
As O(a), = 12, the input BF is already suited to an implementation using shifts and we choose g = a = 2. To implement eqn. 1 using cyclic shifts, eqn. 2 must be satisfied. For our chosen input BF, there is no BF row permutation and expr. 3 is given by (9) We see that the lowest j' necessary to satisfy expr. 9 is given by j ' = 12. Hence, for this particular example, the multiplier can be implemented using cyclic shifts if at least j' -j = 12 -4 = 8 delay cycles are introduced between each consecutive, 4-bit, input word.
Split implementation
Let us now implement eqn. follows jh = j' (to be determined),
We note that this a-BF is a minimum basis, i.e. j., = jmi. for the given BF, and contains a moderate amount of redundancy.
We require multiplications of x by powers of g2 from g : to g 9 -I and we substitute N, for N into exprs. 2 and 
and where j B (= 3) d j , d j ' . Expr. 13 gives a lowest value of j' = 4, and eqn. 14 gives a lowest value of j' = 6. Therefore r = (yq,), is best implemented using cyclic shifts within each row, where4 = 4. The value of j' necessary to implement both multiplications as cyclic shifts is given by j ' = greater of ( j k , jk) = 4 Therefore j' -j . = 4 -3 = 1 delay cycle is introduced between each consecutive input word.
Thus, by splitting the multiplication, the throughput rate has been increased from j ' = 12 to j' = 4 and all multiplications can be implemented using cyclic shifts. The area cost is seen in terms of increased redundancy in cyclic shifls The split multipliers, developed in this paper, can be used to compute Xn, k . We choose an input BF, where a = g, and split g into g1 and g2. As the kernel multiplications within the NTT are fixed, we do not input e, or e, directly. Instead, the architecture inherently provides all possible multiples of x[n], from (x[n]go),, ..., ( X C~I~~-' >~.
An example of this all encompassing multiplier architecture is shown in Fig. 4, for an O(g,) ,, = N, = 10. We note that b, = 1 and b, = 6 so condition I of Section 3 is met, 2nd the splitting satisfies option 2. Thus, we can perform the first multiplication stage using a BDCS block, and the second stage using cyclic shifts. In between the two stages we insert a 2 to 3 parallel BC (parallel to cope with each of the six power-of-two products resulting from the first stage). The second stage is performed using the following BF Ll R = 2, B = 3, d, = 2, j, = 5, j b = 6 and Z, =
The design is able to provide all possible kernel products without excessive area cost, because the complexity and cost is contained within the inter-stage BC. The kernel products come virtually free. The operation of the BDCS block is clarified in Appendix 10.2 and the parallel BC is explained in Section 6.
We now incorporate this comprehensive split multiplier within the NTT by appending after each multiplier stage, a dynamic crossbar matrix, which selects the appropriate multiple of x[n], for each k. This selection matrix will reconfigure for each successive x[n] multiple, as appropriate to the NTT task. An example of this NTT product generation architecture is shown in Fig. 5 , extending the example of Fig. 4 , and the architecture performs the product generation for a 60pt NTT, mod 61. The dynamic crossbar matrices are labelled GR6, GR10, . . . etc., where the number refers to the dimension of the matrix. For instance, a GR6 is a 6 * 6 matrix. As is shown in Fig. 5 , the sub-units can, themselves, have their multiplications split. g1 = 2 can be split into gl, = 2 and g12 = 4, and g2 = 3 can be split into g2, = 3 and g2* = 35 = 60 = -1. However, for this particular example, no further basis conversion is necessary as the a and B bases are already sufficiently convenient. This further splitting reduces the area requirements of the implementation, enhances localisation, and allows the NTT design to be constructed out of smaller NTT designs. (Note, the subsequent summation phase is dealt with separately, and is not considered here).
Thus, the split-multiplier design philosophy allows simple, high-throughput, low area NTT implementations, where the products are not computed explicitly, but implicitly, using basis conversion coupled with dynamic data routing. Further details of this form of NTT design can be found in References 14 and 15. 
Basis conversion
Basis conversion can always be accomplished using ROMs. However, for large moduli, m, the sue of look-up table increases dramatically, and more efficient conversion techniques need to be found. Parhami [16] has suggested non-modular, systolic radix converter cells. In this paper we propose a similar concatenation of systolic basis converter (BC) cells which achieve a maximum throughput. A BC cell is shown in Fig. 6, along with a etc. where a and ively, and are the input and output bases, respectsi E (input-state integer set} ci E {input-carry integer set} s, E {output-state integer set} c, E {output-carry integer set} It is necessary for eqn. 17 to be satisfied for all possible values of s,, ci, so, c,, and successful BC design will be achieved by minimising the number of output columns of Fig. 6 (output wordlength) for a given number of input diagonal rows (input wordlength). Note that the integer sets definition enables a level of abstraction independent of the target hardware. The concatenation scheme of Fig.  6 allows full pipelining at word and cell level to achieve maximum throughput digit-parallel solutions. Fully pipelined digit-serial solutions are then obtained by implementing only one diagonal row. To explain the operation of the BC, solutions will be proposed for the examples of Sections 4 and 5. In fact, a modification of eqn. 17 will often be required asi + ci + k = so + Bc, mod m where k is an offset chosen to ensure satisfaction of eqn.
19 for all cases. This offset greatly widens the BC solution set, is implicitly implemented, i.e. no extra hardware, and the cumulative effect of each cell offset is observed in the final offset of the state output. By carefully choosing each cell offset, the cumulative offset can be made a multiple of the modulus, m, and is therefore eliminated from the final BC output.
Consider, first, the 2 to 3 BC, which may initially be required for the split-multiplier, mod 13 Fig. 7 Skew parallel 2 to 3 BC, mod 13 i. e. from (17), 2{0, 1) + (0, 1) E {O, 1, 2) + 3{0, 1)   -IO, 1, 2, 3) E IO, 1, 2, 3,4, 5) so E {O, 1921 CO E IO, 1) Cell C: si E {O, 1, 2) ci E (0, 1) i.e. from (17), 2{0, 1, 2) + {O, 1) E {O, 1, 2) + 3{0, 1) 1,2, 3,4, 5) E IO, 1, 2, 3,4, 51 The input carried to the rightmost column, {0, l), matches the basis weights vector, Zy, of eqns. 20. However, the output states of the bottom diagonal row, (0, 1,2), do not match Z, of eqn. 21. Z, represents the integers, { -1, 0, 1). This is rectified by offsetting each output state, so, by -1 so that
={O,
As shown in Fig. 7 , the -1 offset is applied to each column, implying a cumulative offset of -1+3(-1)+3*(-1) mod 1 3 = 0
Therefore the offsets cancel and the output matches Z, . where the intra-cell feedback is broken upon receipt of the final bit of each input word. Note, there is no interword input delay. Consider, now, the realisation of a 3 to 8 BC. A skew parallel design is shown in Fig. 9 and is designed to match the input and output BFs, as given by eqns. 21 and i.e. from (17), 2{ -} + {O, 1) E {O, 1) + 3{ -} The skew parallel form of Fig. 9 is not easily serialised due to the non-identical nature of the cells in each column. However a single skew parallel 3 to 8 BC can be used to convert up to four power-of-3 multiples of the input without limiting throughput. The inter-word delay of 4 clock cycles ensures up to 4 BC conversions for every word input using the skew parallel form. As a serial form is not easily found, the BC is best suited to the combined realisation of up to four independent bit-serial split multipliers, mod 13, or a bit-serial 3-point or 12-point NTT, mod 13, or some similar task, where the BCs of Figs. 8 and 9 are interleaved with cyclic shifters (Fig. 3) . Alternatively, the BCs of Figs. 7 and 9 may be combined to achieve a bit-parallel split-multiplier implementation. Thus, although the emphasis in this paper is on bit-serial solutions, skew parallel BCs can also be combined with cyclic shifters to form competitive bit parallel solutions.
Finally, a 2 to 3 BC, suitable for inclusion within the NTT example of Section 5 and Fig. 5 , is shown in skew parallel form in Fig. 10 . The cell parameters are Fig. 9 is that the former are modulus independent BCs, incorporating only a few cell types, and are readily expanded to higher moduli. On the other hand, the BC of Fig. 9 is modulus dependent, is much less regular, and is suited to only one modulus. Modulus independent BCs will be characterised by inputcarry and output-state integer sets which span a and /I respectively, for an a to /I BC. For instance, an example of a modulus independent 11 to 7 BC could use the cell type specified by 11 to 7 BC Cell: si = so E (0, 1,2, 3,4, 5,6} 1,2,3,4, 5,6,7,8,9, 10) The modulus dependent BCs do not satisfy these criteria and rely on offset modification for a localised interconnection scheme. As modulus size increases, the modulusdependent solutions become increasingly difficult ' to design.
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Area assessment of split-multipliers using systolic basis converters By assuming a ROM implementaton for each BC cell, one can arrive at a figure for BC area cost for each of the multiplier examples discussed. The split-multiplier area cost can then be approximated to by its BC area cost, ignoring the cost for cyclic shifts, and this figure can be compared to a brute force implementation of fixed multiplication using a single ROM. A further comparison with the figure for N simultaneous k e d multiplications using N ROMs will then be quoted, to emphasise the suitability of the split multiplier for simultaneous productgeneration tasks, such as the NTT. Note, for N simultaneous multiplications, the BC figure remains unchanged.
It should be remembered that, unlike the split multiplier, the ROM approach is essentially parallel, although not easily pipelined, especially for large moduli. From Table 1 , the split-multiplier/systolic BC method would seem particularly suited to the case where many fixed multiplications are required simultaneously, such as the NTT. It is debatable whether the method is worth pursuing for moduli as small as 13, but for higher moduli the BC cell dimensions can become very small in comparison to the dimensions of the alternative ROM solutions. In summary, the method achieves a relatively low area by computing many products simultaneously, whilst also attaining a high throughput by matching element orders to the data wordlength.
Conclusion
In this paper we have considered the implementation of bit-serial multiplication over a modulus, using number where the vector is assumed to be travelling right to left. j' is the word period and j' -j is the inter-word delay, both in clock cycles, and d is the data path width. With no delay between successive words, j ' = j and, when d = 1, the data moves in a digit-serial fashion. Z is the basis weights vector, and WO, . . . , Wd-l are the weightings associated with each data line. In the text, the BF will sometimes be loosely referred to as an a-BF. Each word using the above BF will equate to The throughput for this example BF will be limited by j'. In other words, one data word is passed every 6 clock cycles.
Example BDCS block (see Section 5).
To clarify the function of the BDCS block, for the "IT 2'xCnl = x4, x3, x2, xl, xo, x5 + 0, 440, x5, 0 22xCnl = x~, x~, x~, x~, x~, x~+~,~, O , X~, X~~O %nI = x2, xl, xo, x5, x4, x3 + 0,0,x5, x4, x3, 0 24xCnl = xl, xo, x5, x4, x3, x2 + 0,x5, x4, x3, x2, 0 Z5xCnl = xo, x5, x4, x3, x2, x1 + x5, x4, x3, x2, xl, 0 and, instead of explicitly adding the shifted data, we can pass each output out of the BDCS block as a 6 * 2-bit data stream, (i.e. d = 2, j = j ' = 6).
(all operations mod 61)
